发明名称 UNIT CAUSING FREQUENCY VARIATION
摘要 PURPOSE:To obtain a unit which causes a frequency-fixed signal to vary in frequency artificially and change its variation and the varying frequency easily, by a simple electronic device. CONSTITUTION:As analog transfer elements, three bucket-relay type BBDs are connected in parallel, an input frequency is delayed by using a clock pulse with a constant period for reading a signal and a variable-period pulse for fetching a signal, and switches SWN and SWT are provided to the input and output sides of each transfer element, thereby constituting an analog transfer circuit. In addition, this unit is equipped with constant-frequency write clock pulse oscillator WCO, variable- frequency read clock pulse oscillator VCO, selector circuit CLS which attains switching to apply a write-read clock pulse to a fixed BBD, counting decoders CDR1 to CDR3, N-scale counter CT1, 2N counter CT2, 2<n> counter CT3, and varying-frequency assignment switch MF.
申请公布号 JPS54122073(A) 申请公布日期 1979.09.21
申请号 JP19780029530 申请日期 1978.03.15
申请人 RICOH KK 发明人 MANIWA YOSHIO;YAMAUCHI YOSHITOSHI
分类号 G01P21/02;G10H1/043;G11B3/00;G11B5/00;H03C3/00;H03L7/00 主分类号 G01P21/02
代理机构 代理人
主权项
地址