发明名称 BURST ERROR DETECTION SYSTEM
摘要 PURPOSE:To detect exactly the generation of burst error in a short time by adding a counter and a comparator circuit in an error correcting decoder. CONSTITUTION:Counter CT is reset at every N-bound length of convolutional code and counts the number of pulses of syndrome sequence signals which are generated in the N-bound length time. A threshold number is set to comparator circuit CP previously so that the output of compatator circuit CP can be obtained when the number of outputs of counter CT has exceeded the threshold number, and as a result, the burst error in the N-bound length time can be decided immediately.
申请公布号 JPS54107203(A) 申请公布日期 1979.08.22
申请号 JP19780013415 申请日期 1978.02.10
申请人 FUJITSU LTD;NIPPON TELEGRAPH & TELEPHONE;NIPPON ELECTRIC CO 发明人 YAMASHITA MASAHIRO;MORIKAWA HISASHI;ONO SHINJI;MIURA HIDETOSHI;OKADA TOMONARI;YOSHIMOTO KOUJI
分类号 G06F11/10;H03M13/23;H04L1/00 主分类号 G06F11/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利