D.C. STABLE SEMICONDUCTOR MEMORY CELL

摘要

D.C. STABLE SEMICONDUCTOR MEMORY CELL Disclosed is a field effect transistor (FET) memory array in which each of the cells forming the array comprises four FET's . The first and second of the four FET devices are cross-coupled while the third and fourth FET devices form loads for the cross coupled pair. D.C. stability is achieved by conditioning the load FET devices into partial conduction during the stand-by state of the memory cell.