发明名称 DATA PROCESSOR
摘要 PURPOSE:To facilitate an easy error detection and thus to obtain a data processor which is useful for debug by providing the stuck mechanism for the specific address generating function at the deepest level of stuck register STR which functions as the address shunt area. CONSTITUTION:Program counter PC1 connected to memory element 6 which is controlled by address bus 5 and dada bus 4 makes address A1 under execution shunt to address STR2 when the interruption process, the subroutine process and others are carried out. In case many kinds of these processes are carried out, the push-down is given to the deeper stucks in sequence to be filled by A1-An, and then A1 is overflown to disappear when the subroutine process is given for N + 1 circuit. Here, if the pop-up is given, the resetting is given to PC1 from An+1. At the same time, specified address P is written into the deepest register through writing mechanism 3. The address which is poped up in sequence and reset at n + 1st time is specified address P, thus ensuring the detection of the error occurrence caused by the stuck overflow.
申请公布号 JPS54106142(A) 申请公布日期 1979.08.20
申请号 JP19780013841 申请日期 1978.02.08
申请人 NIPPON ELECTRIC CO 发明人 NUKIYAMA TOMOJI;IWASAKI JIYUNICHI
分类号 G06F11/00;G06F9/34;G06F9/42;G06F9/46;G06F9/48;G06F11/28 主分类号 G06F11/00
代理机构 代理人
主权项
地址