发明名称 DAY JUDGING CIRCUIT
摘要 PURPOSE:To judge the day of the week in a simple operation circuit, by correcting the 3-bit code for judging the day of the week corresponding to the year, month, and date by means of an adder in the scale-of-7 notation. CONSTITUTION:According to the year and month countings of a year counter 11 and a month counter 12 etc., a month judging code converter 18 connected to a year judging code converter 16 and a leap year judging device 17 generates a 3-bit code corresponding to the day deviation with respect to the reference of the specified year, month and date. Similarly, a 3-bit code corresponding to the day deviation is outputted from a month counter 13 and a judging code adder 19, and added in judging code adders 20 .... These addres 20 ... perform addition, taking the shift-up carry from the highest digit as the lowest digit carry, and the sum of codes is subjected to a scale-of-7 correction, thereby outputting a 3-bit code corresponding to the judged day of the week. Therefore, the day of the week may be judged in a simple operation circuit, so that the day of the disired year, month, and date may be set.
申请公布号 JPS54104875(A) 申请公布日期 1979.08.17
申请号 JP19780011692 申请日期 1978.02.03
申请人 SUWA SEIKOSHA KK 发明人 KUDOU YASUHIKO
分类号 G04G9/00;G04G3/00;G04G99/00;G06F17/10 主分类号 G04G9/00
代理机构 代理人
主权项
地址