发明名称 AMPLITUDE DISCRIMINATION SYSTEM
摘要 PURPOSE:To respond quickly to both an increase and decrease in input signal waveform by providing three comparators or more different in threshold level to a circuit which attains the amplitude discrimination and generates a control voltage for an AGC loop and by controlling the charging and discharging of a capacitor in a current supply with outputs of those comparators. CONSTITUTION:Amplitude-discriminating and control-voltage generating circuit DET LF for the AGC circuit controlling siganl amplitude to a fixed value is provided with three comparators CMP1 to CMP3 or more with different threshold levels (alpha), (beta) and (gamma), and change-over switches SW1 to SW3 are controlled by outputs of those comparators CMP1 to CMP3 to control a current form constant current supply nIo for the charging and discharging of capacitor C. Then, the voltage of capacitor C is applied to buffer amplifier BA, output is applied to variable gain amplifier GCA, so that the amplitude discrimination system will be constituted which responds quickly to both an increase and decrease in input signal Vsi waveform.
申请公布号 JPS5491037(A) 申请公布日期 1979.07.19
申请号 JP19770158746 申请日期 1977.12.28
申请人 FUJITSU LTD 发明人 SOMEJIMA TADAHIKO
分类号 H03G3/30;H03G3/20 主分类号 H03G3/30
代理机构 代理人
主权项
地址