MIRROR INTEGRATOR OUTPUT VOLTAGE RETAINING CIRCUIT,申请号JP19770155689-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	MIRROR INTEGRATOR OUTPUT VOLTAGE RETAINING CIRCUIT
摘要
申请公布号	JPS5488045(A)	申请公布日期	1979.07.12
申请号	JP19770155689	申请日期	1977.12.26
申请人	TAKEDA RIKEN IND CO LTD	发明人	HAYASHI YOSHIO
分类号	G06G7/186;G06G7/18;G11C27/00	主分类号	G06G7/186
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Flexible pipe clamp assembly

Machine for cutting poultry into selectively variable portions

Vacuum cleaners with nozzle height adjusting mechanisms

RAPID FLOCCULATING AND PRECIPITATING APPARATUS

AUTOMATIC WEIGHING APPARATUS FOR POWDERED SUBSTANCE

COLOR SAMPLE FOR APPRAISING TOOTH COLOR AND METHOD THEREFOR

AUGER TYPE ICE MAKER

PRODUCTION OF ZINC OXIDE

DEFOAMING METHOD WITH DEFOAMING APPARATUS USING ROTARY DISK

ELECTROSLAG WELDING AND GROOVE THEREFOR

METHOD OF MANUFACTURING RECTANGULAR BOTTOM BAG

CONTAINER BOX UNIT

METHOD OF MAKING OUTER BLADE OF ELECTRIC RAZOR

PRINTING DEVICE

MECHANISM FOR CONNECTING HEADS IN RAIL TYPE UNIVERSAL PARALLEL RULE AND THE LIKE

PRINTING NEEDLE FOR DOT PRINTER

MANUFACTURE OF COLOR PICTURE TUBE

SYNCHRONIZING CIRCUIT FOR HYDRAULIC ACTUATORS