发明名称 INFORMATION CONVERTER
摘要 PURPOSE:To restrain function lowering to a minimum with preventing error from being immanent in write information from the first in writing, by increasing the private time of a memory unit by decoding and coding a information group at a partial write operation time. CONSTITUTION:In the information converter which outputs the third information on a basis of the first information and the second information, read information 1 from a storage part and write information from CPU are combined in combining circit 6 by partial write designating signal 5, and output 7 of circuit 6 is coded in coding circuit8. During this time, read information 1 from the storage part is decoded in decoding circuit 2, and syndrome bit 10 is sent to error correction circuit 12. Then, the error of coding circuit output 11 is corrected in circuit 12 according to the state of syndrome bit 10 and the state of partial write designating signal 5. If conditions decoded by circuit 2 require, write inhibit signal 14 is sent to operation control circuit 15 to inhibit write designating signal 16 to the storage part.
申请公布号 JPS5478049(A) 申请公布日期 1979.06.21
申请号 JP19770144962 申请日期 1977.12.05
申请人 HITACHI LTD 发明人 KIRIYUU YOSHIO
分类号 G06F11/10;G06F12/16 主分类号 G06F11/10
代理机构 代理人
主权项
地址