发明名称 FLIP FLOP CIRCUIT
摘要 PURPOSE:To make high speed by eliminating the boosting time and to reduce the number of transistors and capacitors, in the dynamic type FF constituted with MOS transistors. CONSTITUTION:At the period t1 of spare charge, OUT and inversion OUT are reset to the ground level with the clock pulse inversion phi, the gates of transistors 5 and 6 are respectively charged to V-V1 with the clock phi through the transistors 11 and 12 and are kept completely as the same voltage with the transistor 13. When the inversion phi is kept low level before phi transfers to high level, phi is at high level and a voltage is given to OUT and inversion OUT, and the amplified signal is taken place to OUT and inversion OUT according to the state of input signal. At this circuit, since reset is made with low level of phi through the transistors 5 and 6, allowing to reduce the number of elements.
申请公布号 JPS5461450(A) 申请公布日期 1979.05.17
申请号 JP19770128315 申请日期 1977.10.25
申请人 MITSUBISHI ELECTRIC CORP 发明人 HIDA YOUICHI
分类号 G11C11/41;G11C11/419;H03K3/037;H03K3/356 主分类号 G11C11/41
代理机构 代理人
主权项
地址