发明名称 |
DIFFERENTIAL PULSE CODED SYSTEM USING SHIFT REGISTER COMPANDING |
摘要 |
<p>DIFFERENTIAL PULSE CODED SYSTEM USING SHIFT REGISTER COMPANDING A digital accumulator employing a reversible shift register converts a 1-bit differential pulse code to a logarithmically companded, or n:m, pulse code. The accumulator is coupled through a digital-to-analog converter to a subtraction circuit which also receives an analog signal to be represented in the differential pulse code. Output from the subtractor is integrated and thresholded to produce the differential pulse code. A decoder using the same type of accumulator is also shown.</p> |
申请公布号 |
CA1053373(A) |
申请公布日期 |
1979.04.24 |
申请号 |
CA19750223104 |
申请日期 |
1975.03.26 |
申请人 |
WESTERN ELECTRIC COMPANY, INCORPORATED |
发明人 |
BRAINARD, RALPH C.;CANDY, JAMES C. |
分类号 |
H03M3/02;H03M3/04;H04B14/06;(IPC1-7):03K13/22 |
主分类号 |
H03M3/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|