| 发明名称 |
PHASE SYNCHRONOUS OSCILLATOR OF DIGITAL TYPE |
| 摘要 |
PURPOSE:To effect the satisfactory synchronism while increasing the margin by setting the half period of a bit counter as a reference of a synchronous bits so that the phase difference may be detected and compensated. |
| 申请公布号 |
JPS5430011(A) |
申请公布日期 |
1979.03.06 |
| 申请号 |
JP19770095088 |
申请日期 |
1977.08.10 |
| 申请人 |
HITACHI LTD |
发明人 |
NOMOTO SHINSUKE |
| 分类号 |
H03M5/00;G11B5/09;G11B20/14;H03K3/02;H03K5/00;H03K5/135;H03L7/00;H03L7/06 |
主分类号 |
H03M5/00 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
