首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
JPS5429268(U)
申请公布日期
1979.02.26
申请号
JP19770100765U
申请日期
1977.07.29
申请人
发明人
分类号
F16B15/02;F16B15/06;(IPC1-7):F16B15/06
主分类号
F16B15/02
代理机构
代理人
主权项
地址
您可能感兴趣的专利
METHOD AND APPARATUS OF DOT COUNTING IN AN IMAGE FORMING APPARATUS
Semiconductor device and manufacturing method thereof
SINGLE STAGE DUAL-ENTRY CENTRIFUGAL COMPRESSOR, RADIAL TURBINE GAS GENERATOR
PRINTING SYSTEM, CONTROL METHOD THEREFOR, AND STORAGE MEDIUM STORING CONTROL PROGRAM THEREFOR
SPREAD SPECTRUM CLOCK GENERATOR AND DISPLAY DEVICE USING THE SAME
METHOD AND SYSTEM FOR AUTOMATICALLY CAPTURING BILLABLE TIME
SYSTEMS AND METHODS FOR BIOMETRIC AUTHENTICATION OF MONETARY FUND TRANSFER
METHOD AND APPARATUS FOR TARGETED ADVERTISING BASED ON VENUE INDENTIFICATION AND EVENT CRITERIA
SYSTEM AND METHOD FOR REWARDS PROGRAM FOR CREDIT CARD ISSUER
APPARATUS, SYSTEM AND METHOD FOR SELECTIVELY RECEIVING ADVERTISING RELATED CONTENT
DIGITAL CONTENT AND HARD-GOODS EXCHANGE SYSTEM
Career development system
METHOD OF DESIGNING AN OPTICAL METROLOGY SYSTEM OPTIMIZED FOR OPERATING TIME BUDGET
Hitch mounted shopping cart carrier device and methods of use therein
Prostaglandin Transporter Inhibitors
MOLECULES AND CHIMERIC MOLECULES THEREOF
LOW PROFILE MEDICAL DEVICES WITH INTERNAL DRIVE SHAFTS THAT COOPERATE WITH RELEASABLY ENGAGEABLE DRIVE TOOLS AND RELATED METHODS
METHOD FOR JIT COMPILER TO OPTIMIZE REPETITIVE SYNCHRONIZATION
Systems Using Low Density Parity Check Codes For Correcting Errors
METHOD AND APPARATUS FOR PROCESSING FAILURES DURING SEMICONDUCTOR DEVICE TESTING