发明名称 CLAMP CIRCUIT
摘要 PURPOSE:To achieve DC regeneration simply and effectively, by the constitution that a type of peak clamp is made digitally and pedestal clamp is made after a synchronizing signal reaches a state that it is normally separated. CONSTITUTION:When a synchronizing signal is not separated normally, a type of peak clamp circuit consisting of an A/D converter 13, peak clamp level generating circuit 18, comparison circuit 16, constant value generating circuit 24, integration circuit 26, D/A converter 12 and addition circuit 11, is formed, and the synchronizing signal is peak-clamped by this. After the synchronizing signal is peak-clamped, the synchronizing signal is normally separated at a synchronizing separation circuit 15 and a flip-flop 25 is set. Thus, swtiching circuits 19, 23 select the output of a timing generation circuit 20 and the level error signal of an error operation circuit 21 and give them to the integration circuit 26. The pedestal level is the output of a reference level generator 22. Clamping is made to the reference level.
申请公布号 JPS57124980(A) 申请公布日期 1982.08.04
申请号 JP19810011079 申请日期 1981.01.28
申请人 TOKYO SHIBAURA DENKI KK 发明人 KATOU MASAAKI;OGI KEISUKE
分类号 H04N5/18;H04N5/16;H04N7/00;H04N7/12;H04N19/00 主分类号 H04N5/18
代理机构 代理人
主权项
地址