摘要 |
A simple and fast arithmetic member for multi-digit numbers. For each digit a module is provided which receives the digits of corresponding significance and which first forms two output carry signals therefrom, i.e. one as if the relevant module always receives an input carry signal (E) and one as if this module never receives an input carry signal (D). Between successive modules each time functionally identical configurations of logic elements are connected which, under the control of the input carry signal to the module (Ci) of next-lower significance, the two output carry signals (Di, Ei) thereof, and an enable signal, forms the input carry signal for the stage of next-higher significance (C(i+1)) in accordance with the formula C (i + 1) = Di + EixCi.
|