发明名称 |
Time delay circuit which is voltage independent |
摘要 |
A time delay circuit that produces a constant delay and is independent of supply voltage. The time delay circuit has a current mirror circuit, a voltage shift circuit, an inverter and a capacitor. The inverter will trip at a predetermined voltage level. A capacitor is coupled to the current mirror circuit and to the inverter for generating a portion of the delay time. A voltage shift circuit is coupled to the inverter for approximately mirroring a voltage shift in the current mirror circuit thereby allowing the time delay circuit to be voltage independent.
|
申请公布号 |
US6150864(A) |
申请公布日期 |
2000.11.21 |
申请号 |
US19980138714 |
申请日期 |
1998.08.24 |
申请人 |
YACH, RANDY L.;HEWITT, KENT;SUSAK, DAVID M. |
发明人 |
YACH, RANDY L.;HEWITT, KENT;SUSAK, DAVID M. |
分类号 |
H03K5/00;H03K5/13;(IPC1-7):H03H11/26 |
主分类号 |
H03K5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|