| 摘要 |
PURPOSE:To reduce the number of gates for the FF circuit using IIL inverter, by providing the difference for signal transfer delay time between the first and second collector of a multi-collector transistor, and by taking the incoming period of clock pulse within the said time defference. |
