MNOS FET memory retention characterization test circuit

摘要

A method and sense latch circuit are described for determining the memory retention characteristics of differentially sensed metal nitride oxide semiconductor field effect transistor (MNOS FET) memory cells and arrays made up of such cells. The method involves substitution of one differential comparator input with a known reference voltage (VR) for determining the analog voltage threshold levels of the memory cells.