| 摘要 |
A voltage multiplier circuit arrangement comprises a plurality of transistors connected a series between an input and an output of said arrangement, and first and second input lines arranged to have differential alternating voltage applied between them. Successive junctions between adjacent transistors are connected via respective capacitors to alternate ones of the first and second input lines. The control electrode (e.g. the gate or base electrode) of each one of said transistors is connected to a junction of two adjacent transistors, the latter being nearer to the output of said arrangement than is the one transistor. The junction is connected via one of the capacitors with the input line with which said one transistor is connected. |
