发明名称 TESTING EMBEDDED ARRAYS
摘要 <p>TESTING EMBEDDED ARRAYS An LSI semiconductor device includes a memory array incorporating address and data registers, and associated combinatorial and or sequential logic circuitry. The array is "embedded" in the sense that the memory array is not directly accessible, either in whole or in part, from the input and output terminals or pads of the device. To facilitate testing, the address registers and data registers are converted to counters by the addition of an EXCLUSIVE OR circuit to two or more positions of the register. The address and data registers are stepped through all of their states. The data register counter outputs may then be compared with the array outputs, thereby allowing one to check address selection as well as the ability to write or read at each of the storage locations.</p>
申请公布号 CA1038079(A) 申请公布日期 1978.09.05
申请号 CA19750239237 申请日期 1975.11.04
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 EICHELBERGER, EDWARD B.
分类号 G11C29/00;G01R31/3185;G06F11/22;G11C29/02;G11C29/12;G11C29/20;(IPC1-7):11C29/00;01R15/12 主分类号 G11C29/00
代理机构 代理人
主权项
地址