| 摘要 |
PURPOSE:To efficiently operate a plural number of main memory units having different memory cycle time according to the respective memory cycle time, by controlling the system through the use of address decoder, register, main memory selection signal circuit, and synchronizing circuit. |
