发明名称 |
Subchannel memory access control system |
摘要 |
A subchannel memory access control system for use in a data processing system having multiplexor channels to which input/output control units of a first group are connected, and block multiplexor channels to which input/output control units of second and third groups are connected. A plurality of input/output devices of corresponding groups are connected to each control unit. The subchannel memory comprises unit control word memory domains corresponding on a one-to-one basis to the input/output devices of the first group; a pool of unit control word memory domains for use by each operational input/output device connected to an input/output control unit of the second group, to be unshared and dedicated to its respective input/output device; unit control word memory domains of the third group corresponding on a one-to-one basis to each of the input/output control units of the third group, each unit control word memory domain to be shared or utilized in common by the plurality of input/output devices controlled by its respective input/output control unit of the third group; and an assign table memory domain for storing address information to access the respective unit control word memory domains of the second and third groups.
|
申请公布号 |
US4096570(A) |
申请公布日期 |
1978.06.20 |
申请号 |
US19750644508 |
申请日期 |
1975.12.29 |
申请人 |
FUJITSU LIMITED |
发明人 |
ISHIBASHI, MASAMICHI;MIYAJIMA, SHIGERU |
分类号 |
G06F13/12;G06F13/10;(IPC1-7):G06F3/04;G06F13/00 |
主分类号 |
G06F13/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|