发明名称 |
Planar transferred electron logic device with improved biasing means |
摘要 |
A planar transferred electron logic device comprising a substrate of substantially insulating material and a layer of semiconductor material which exhibits a differential negative resistance through the "transferred electron effect" upon application of an electric field above threshold level. Spaced anode, cathode and gate terminals are located on the semiconductor layer. The anode and cathode terminals are biased slightly below threshold creating thereby a reverse bias on the gate terminal. An input signal is applied to the gate terminal to trigger the device causing the formation of domains. The terminals are biased by an improved biasing circuit to reduce the magnitude of the reverse bias and the input signal to enhance the trigger sensitivity and stability of the device.
|
申请公布号 |
US4086501(A) |
申请公布日期 |
1978.04.25 |
申请号 |
US19760750400 |
申请日期 |
1976.12.14 |
申请人 |
RCA CORPORATION |
发明人 |
UPADHYAYULA, LAKSHMINARASIMHA CHAINULU |
分类号 |
H01L47/02;(IPC1-7):H01L27/04;H03K3/26 |
主分类号 |
H01L47/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|