| 摘要 |
A key assignor comprising a scanning means, a first clock memory, a second memory for releasing a switch information, a comparator, a priority circuit device, a means for inhibiting the write-in operation, and a means for extracting key codes. Key switches are divided into blocks to scan the latter without scanning all of key switches. Scanning time can considerably be reduced as compared to prior arts, thereby enhancing response greatly. |
