| 摘要 |
Semiconductor devices (102) and drain extended PMOS transistors (CT1a) are provided, as well as fabrication methods therefor, in which a p-type separation region (130) is formed between an n-buried layer (108) and the transistor backgate (126) to increase breakdown voltage performance without increasing epitaxial thickness.
|
