| 摘要 |
PURPOSE:To obtain a sequential logical circuit of simple process design without deteriorating the intergration performance by composing ROM with the vertical system and driving the feedback route from ROM and its output to input with clock clock pulses. |
