| 摘要 |
A shortened cyclic block decoder and a method of decoding encoded cyclic blocks of data of the type (n,k) are described. The invention can correct burst errors of either a synchronous or asynchronous variety imbedded within the received block where the total adjusted error burst length is b and the number of bit slippages of either an insertion or deletion variety contained within the error burst is d, such that d<D</=B<n-k and E>/=n+D; where B and D are independent design parameters of the device, E is the exponent of the code's generating polynomial, n is the block length, and k is the number of information bits, n>k.
|
