发明名称 |
Input/output controller for a data processing system |
摘要 |
A data processing system having a local memory bus, a main memory coupled to the local memory bus and a host central processing unit coupled to the local memory bus includes a single input/output controller for interfacing a plurality of input/output devices to the local memory bus. The input/output controller includes a plurality of input/output device controllers, each input/output device controller being adapted to be connected to at least one input/output device, a single microprocessor for managing the overall operations of the input/output controller, a single buffer memory for storing a program of instructions for the microprocessor and temporarily storing data received from the input/output devices and a gate array for interfacing all of the input/output device controllers to the local memory bus.
|
申请公布号 |
US4987530(A) |
申请公布日期 |
1991.01.22 |
申请号 |
US19850798560 |
申请日期 |
1985.11.15 |
申请人 |
DATA GENERAL CORP. |
发明人 |
WAGNER, ERIC M.;KIERNICKI, MARTIN;FREEMAN, JOHN L. |
分类号 |
G06F3/06;G06F13/12;G06F13/18 |
主分类号 |
G06F3/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|