发明名称 |
Feature extraction system for extracting a predetermined feature from a signal |
摘要 |
A feature extraction system comprises first and second memory circuits and a control circuit for controlling a storing period of time when signals are stored in the first memory circuit. The first and the second memory circuits comprise capacitor memory circuits, the time constant of the second memory circuit being larger than that of the first memory circuit. First and second comparators are coupled to the first and the second memory circuit, respectively. Signals supplied to the first memory circuit are compared with the contents thereof by the first comparator, so that the maximum signal thereof within a predetermined period of time controlled by the control circuit is stored in the first memory circuit. After the predetermined period of time, the contents of the first memory circuit are supplied to the second memory circuit and then the first memory circuit operates to store the maximum signal of the signals supplied to the first memory circuit within a next predetermined period of time. Signals from the first memory circuit are compared with the contents thereof by the second comparator in order to extract the maximum signal of the signals from the first memory circuit, which is stored in the second memory circuit, whereby the maximum signal in the signals supplied to the first memory circuit can be accurately extracted.
|
申请公布号 |
US4044311(A) |
申请公布日期 |
1977.08.23 |
申请号 |
US19760648711 |
申请日期 |
1976.01.13 |
申请人 |
HITACHI, LTD. |
发明人 |
KASHIOKA, SEIJI;KAMEYAMA, MASAYOSHI;EJIRI, MASAKAZU;MIYATAKE, TAKAHUMI |
分类号 |
G01R19/04;G01B11/02;G06K9/64;H03K5/153;(IPC1-7):H03B1/00 |
主分类号 |
G01R19/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|