摘要 |
A low resistance crossunder (interconnect) for n-channel, silicon gate integrated circuits, particularly useful where shallow source and drain regions are employed. The crossunder is formed in the substrate from a doped polycrystalline silicon layer which contacts the substrate at the site of the crossunder. The crossunder is formed without substantial alterations to the standard process flow. |