| 摘要 |
<p>A threshold logic gate is utilized for parity checking by providing two double threshold detectors responsive to logic levels provided by a level shifter which shifts the logical voltage levels produced by a differential amplifier which sums the four inputs.</p> |
