| 摘要 |
<p>Disclosed is a calculator system of the type implemented on semiconductor chips and featuring selectively de-energible decoders comprised preferably of programmable logic arrays of decoder circuits which are utilized only for a non-periodic and/or periodic fraction of the total operating time and de-energized for power savings except when needed to decode, for example, instruction words.</p> |
