摘要 |
PURPOSE:To drive effectively a signal line having a large load capacity in high speed by converting an external power voltage in a chip, generating a pulse voltage by the converted voltage and driving a part of circuits in the chip through the use of this pulse voltage. CONSTITUTION:A phiil is inputted to a transistor (TR)QL'' and a phiil' is inputted to a TRQD'' in a push-pull buffer circuit and a signal having a voltage controlled by the voltage of the phiil and in-phase with the phiil is outputted to an output phio''. Further, the leading edge of the output phio'' is outputted by a driving capability decided by the W/L of the QL'' and the trailing edge is outputted with a driving capability decided by W/L of the QD'' respectively, the driving capability as required is realized easily respectively and the load capacitor is driven in high speed, where W is the channel width and L indicates the channel length.
|