发明名称 |
Cross-coupled thyristor SRAM circuits and methods of operation |
摘要 |
A memory cell based upon thyristors for an SRAM integrated circuit can be implemented in different combinations of MOS and bipolar select transistors, or without select transistors, with thyristors in a semiconductor substrate with shallow trench isolation. Standard CMOS process technology can be used to manufacture the SRAM cells. Special circuitry provides lowered power consumption during standby. |
申请公布号 |
US9449669(B2) |
申请公布日期 |
2016.09.20 |
申请号 |
US201514590834 |
申请日期 |
2015.01.06 |
申请人 |
Kilopass Technology, Inc. |
发明人 |
Luan Harry;Bateman Bruce L.;Axelrad Valery;Cheng Charlie;Chevallier Christophe J. |
分类号 |
G11C11/39;G11C11/411;G11C11/419;H01L21/8249;H01L27/06;G11C11/416 |
主分类号 |
G11C11/39 |
代理机构 |
Aka Chan LLP |
代理人 |
Aka Chan LLP |
主权项 |
1. In an integrated circuit having at least one logic circuit operating within a MOSFET logic circuit range and a plurality of memory cells arranged in an array interconnected by a plurality of complementary bit line pairs and a plurality of word lines, each memory cell comprising:
a pair of cross-coupled thyristors, each thyristor having an anode and a cathode connected directly to a complementary bit line pair and a word line in a cross point arrangement; and each thyristor having regions electrically biased so that voltage swings on the complementary bit line pair and the word line, operating within a magnitude of the MOSFET logic circuit range, are sufficient to read and write the memory cell. |
地址 |
San Jose CA US |