| 摘要 |
PURPOSE:To prepare the delay/advance conditions of phase and reduce an output jitter by so arranging that an input frequency signal provided to one input terminal of delay-type flipflop may be output into an output terminal belatedly by one pulse of an output signal obtained by frequency-dividing an oscillation frequency. |
