| 摘要 |
<p>A semiconductor device that reduces the pitch between adjacent I/O cell areas is disclosed. The semiconductor device permits more I/O cell areas to fit on an outer periphery of the semiconductor device by reducing the width of I/O cell areas. Hence, the semiconductor device is able to support a large number of external connection pins on the semiconductor device.</p> |
