发明名称 |
FSK decoding using envelope comparison in the digital domain |
摘要 |
A method of FSK decoding includes generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) and a system clock (Sys_clk). From R'Edge and Sys_clk clocks are generated including a first clock and second clock framing a logic ‘0’ level of the FSK signal, and a third clock and fourth clock framing a logic ‘1’ level of the FSK signal. At least four frequency envelopes are generated from the clocks including a logic ‘0’ envelope, a logic ‘1’ envelope, a lower frequency envelope below the logic ‘0’ envelope, and an upper frequency envelope above the logic ‘1’ envelope. R'Edge is compared to the four envelopes, and a decoded output is produced, logic ‘0’ if the R'Edge overlaps the logic ‘0’ envelope, logic ‘1’ if R'Edge overlaps the logic ‘1’ envelope, and a previous output state if R'Edge does not overlap the logic ‘0’ or logic ‘1’ envelope. |
申请公布号 |
US9363119(B1) |
申请公布日期 |
2016.06.07 |
申请号 |
US201514812827 |
申请日期 |
2015.07.29 |
申请人 |
Honeywell International Inc. |
发明人 |
Gudi Balakrishna G.;Kn Dinesh Kumar;Sathyanarayana Aravind;Pai Sandeep |
分类号 |
H04L27/14;H04B1/10 |
主分类号 |
H04L27/14 |
代理机构 |
Jeffer & Associates, P.A. |
代理人 |
Jeffer & Associates, P.A. |
主权项 |
1. A method of frequency-shift keying (FSK) decoding, comprising:
generating a pulse waveform (R'Edge) from a received FSK encoded signal (FSK signal) and a system clock (Sys_clk); generating a plurality of clocks from said R'Edge and said Sys_clk including a first clock and second clock framing a frequency for a logic ‘0’ level of said FSK signal, and a third clock and fourth clock framing a frequency for a logic ‘1’ level of said FSK signal; generating at least four frequency envelopes from said plurality of clocks including a logic ‘0’ envelope, a logic ‘1’ envelope, a lower frequency envelope below said logic ‘0’ envelope, and an upper frequency envelope above said logic ‘1’ envelope; comparing said R'Edge to said four frequency envelopes, and outputting a decoded output of said logic ‘0’ if said R'Edge overlaps said logic ‘0’ envelope, said logic ‘1’ if said R'Edge overlaps said logic ‘1’ envelope, and a previous output state if said R'Edge does not overlap said logic ‘0’ envelope or overlap said logic ‘1’ envelope. |
地址 |
Morristown NJ US |