发明名称 Apparatus and method for error correction and error detection
摘要 A circuitry comprising a syndrome generator configured to generate a syndrome based on a parity check matrix and a binary word comprising a first set of bits and a second set of bits is provided. For the first set of bits an error correction of correctable bit errors within the first set is provided by the parity check matrix and for the second set of bits an error detection of a detectable bit errors within the second set is provided by the parity check matrix.
申请公布号 US9450613(B2) 申请公布日期 2016.09.20
申请号 US201414327796 申请日期 2014.07.10
申请人 Infineon Technologies AG 发明人 Kern Thomas;Backhausen Ulrich;Rabenalt Thomas;Goessel Michael;Oberlaender Klaus;Badack Christian
分类号 H03M13/00;H03M13/15 主分类号 H03M13/00
代理机构 Eschweiler & Associates, LLC 代理人 Eschweiler & Associates, LLC
主权项 1. A syndrome generator for forming an error syndrome of a linear code C of length n with an H-matrix H=(h1, . . . , hn) of n columns h1, . . . , hn of m components each such that the H-matrix is an (m, n)-matrix, wherein a codeword v=v1, . . . , vn of the code C comprises a first subword x1, . . . , xk+m of length k+m and a second subword a1, . . . , al of length l with n=k+m+l,wherein the code C is configured for correcting 1, . . . , t-bit errors in bits of the first subword and to detect 1, . . . , l bit errors in bits of the second subword so that the columns of the H-matrix H corresponding to the bits of the first subword are forming a first (m, k+m)-sub-matrix Hx=(h1x, . . . , hk+mx) and so that the columns of the H-matrix H corresponding to the bits of the second subword are forming a second sub-matrix Ha=(h1a, . . . , hla),wherein all linear combinations of up to t columns of the first submatrix Hx, which do not result in the zero vector, are pairwise different, andwherein all linear combinations of the columns of the second submatrix Ha are different from all linear combinations of up to t columns of the first sub-matrix Hx, which do not result in the zero vector,wherein t≧1, k>0, k+m≧4, and l>t+1, andwherein the syndrome generator is implemented using digital hardware or a computer or a combination of a computer and digital hardware.
地址 Neubiberg DE
您可能感兴趣的专利