发明名称 System and method for addressing plurality of data values with a single address in a multi-value store on FIFO basis
摘要 A computer system has instructions which have a reduction in the number of address bits relative to the number of data items that may be held during instruction execution. The instruction set comprises selectable instructions, a plurality of the instructions each including one set of bit locations identifying an operation to be carried out by execution of the instruction and a second set of bit locations to identify an address of a data storage location for use in execution of the instruction. The computer system further includes a plurality of addressable data storage locations for holding simultaneously a plurality of data values during execution of a sequence of instructions, with at least one of the data storage locations comprising a multi-value store requiring a single address in an instruction and arranged to hold a plurality of data values simultaneously on a first-in, first-out basis. This therefore increases the number of data values that can be held in relation to the number of addresses that can be identified by the second set of bit locations. A method of executing a succession of instructions in a computer system is also described.
申请公布号 US6009508(A) 申请公布日期 1999.12.28
申请号 US19970938242 申请日期 1997.09.26
申请人 SGS-THOMSON MICROELECTRONICS LIMITED 发明人 MAY, MICHAEL DAVID;STURGES, ANDREW CRAIG;SIDWELL, NATHAN MACKENZIE
分类号 G06F9/30;(IPC1-7):G06F13/00 主分类号 G06F9/30
代理机构 代理人
主权项
地址
您可能感兴趣的专利