发明名称 MULTIPLE ADDRESS PACKET SWITCH
摘要 <p>PURPOSE:To prevent the generation of collision between packets and the generation of internal congestion by connecting a memory for generating an output to each output line in each output line. CONSTITUTION:Packets inputted from input lines 101 to 103 are multiplexed by a time division multiplex part 104. The time-dividedly multiplexed packets are outputted to a bus 105 one by one and the identification(ID) numbers of the packets are read out. A bit map indicating the output lines to which respective packets are outputted in accordance with respective ID numbers is stored in a table 107. Bit map information is transmitted to gates 111 to 113 through control lines 108 to 110, outputted only to a required output line and stored in memories 121 to 123. Consequently, the generation of collision between excess packets in the prestage of a switch can be prevented and the generation of congestion in a high load can be also prevented.</p>
申请公布号 JPH0276436(A) 申请公布日期 1990.03.15
申请号 JP19880230339 申请日期 1988.09.13
申请人 NEC CORP 发明人 SUZUKI HIROSHI
分类号 H04L12/18;H04L12/56 主分类号 H04L12/18
代理机构 代理人
主权项
地址