| 摘要 |
A filter co-processor (103, 109 and 109 fig.) within a Digital Signal Processor (DSP) takes advantage of the orthogonal nature of modulated signals during the equalization process. Since, after reception, only certain real/imaginary values of the received signals (112) are useful for demodulation, the filter co-processor only processes those values to estimate the transmitted signal. By processing only those values for demodulation, the filter co-processor is able to process information in a given amount of time, leading to increased processing when compared to the prior art.
|
