发明名称 Method of making semiconductor device with PN junction in stacking-fault free zone
摘要 In a method of making a semiconductor device, a semiconductor wafer having a stacking fault originally contained in the wafer or produced in the wafer through the thermal oxidation of the wafer surface is subjected to an annealing treatment in a non-oxidative atmosphere to eliminate the stacking fault. A PN junction is thereafter formed in an area of the wafer from which the stacking fault is eliminated.
申请公布号 US4116719(A) 申请公布日期 1978.09.26
申请号 US19770766727 申请日期 1977.02.08
申请人 HITACHI, LTD. 发明人 SHIMIZU, HIROFUMI;YOSHINAKA, AKIRA;SUGITA, YOSHIMITSU
分类号 H01L21/322;H01L21/3105;H01L21/324;H01L29/32;(IPC1-7):H01L7/52;H01L11/14 主分类号 H01L21/322
代理机构 代理人
主权项
地址