发明名称 System and method for scheduling compatible threads in a simultaneous multi-threading processor using cycle per instruction value occurred during identified time interval
摘要 A system and method for identifying compatible threads in a Simultaneous Multithreading (SMT) processor environment is provided by calculating a performance metric, such as cycles per instruction (CPI), that occurs when two threads are running on the SMT processor. The CPI that is achieved when both threads were executing on the SMT processor is determined. If the CPI that was achieved is better than the compatibility threshold, then information indicating the compatibility is recorded. When a thread is about to complete, the scheduler looks at the run queue from which the completing thread belongs to dispatch another thread. The scheduler identifies a thread that is (1) compatible with the thread that is still running on the SMT processor (i.e., the thread that is not about to complete), and (2) ready to execute. The CPI data is continually updated so that threads that are compatible with one another are continually identified.
申请公布号 US7360218(B2) 申请公布日期 2008.04.15
申请号 US20030671132 申请日期 2003.09.25
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 ACCAPADI JOS MANUEL;DUNSHEA ANDREW;MICHEL DIRK;SRINIVAS MYSORE SATHYANARAYANA
分类号 G06F9/455;G06F9/00;G06F9/30;G06F9/46 主分类号 G06F9/455
代理机构 代理人
主权项
地址