Static ram circuit for defect analysis

摘要

Small feature CMOS defect analysis of SRAM circuits is made less time consuming with the inclusion of an in-circuit test connection which is brought to external contact pads (FB,FB*). External measurement and circuit forcing are accomplished via the external contact pads. A fault library for comparision to automated test results provides faster resolution of process defects.