发明名称 PICTURE PROCESSING DEVICE
摘要 PURPOSE:To reduce the circuit scale and to facilitate circuit integration by forming a quantization/inverse quantization device with a shift means, an adder subtractor means and a lookup table means. CONSTITUTION:A transformation coefficient being an output of a forward orthogonal transformation means 2 or decoded data being an output of a decoding means 4 are received by a quantization/inverse quantization means 10 via a selection means 6, the data are inputted to a shift means 11, in which the data are shifted by a predetermined bit number. Its output is inputted to an adder subtractor means 12 and added/subtracted to/from input data to other input of the means 12 under the control of a control means C12. A selection means 15 selects an output of the means 12 or an output of an LUT 13 under the control of a control means C14 and gives the selected output to a shift means 14. The means 14 shifts right/left an output of the means 15 under the control of the control means 13 by a predetermined bit number. An output of the means 14 is coded by a coding means 3 at coding and becomes compressed data and subjected to inverse orthogonal transformation at decoding by the conversion means 5 and becomes a decoded picture.
申请公布号 JPH0799578(A) 申请公布日期 1995.04.11
申请号 JP19930240971 申请日期 1993.09.28
申请人 NEC CORP 发明人 SANPEI TATSUYA
分类号 H04N1/41;G06T3/40;G06T9/00;H03M7/30;H04N19/102;H04N19/126;H04N19/136;H04N19/14;H04N19/159;H04N19/42;H04N19/423;H04N19/60;H04N19/625;H04N19/85 主分类号 H04N1/41
代理机构 代理人
主权项
地址