发明名称 Test configuration with automatic test machine and integrated circuit and method for determining the time behavior of an integrated circuit
摘要 A test system and a method for testing an integrated circuit determines the synchronization of the integrated circuit by a current measurement rather than conventionally in the time domain. The present principle is based on the insight that the current consumption of a DUT given simultaneous driving of data on a common data channel from the DUT and from the tester is dependent on a superposition of both signals. Accordingly, highly accurate conclusions about the phase angle of the two signals with respect to one another can be drawn from the present current consumption. The principle presented can be applied particularly to DDR-SDRAMs with a low outlay.
申请公布号 US2003221149(A1) 申请公布日期 2003.11.27
申请号 US20030429578 申请日期 2003.05.05
申请人 VOLLRATH JORG 发明人 VOLLRATH JORG
分类号 G01R31/30;G06F11/24;G11C29/50;G11C29/56;(IPC1-7):G01R31/28;G06F11/00 主分类号 G01R31/30
代理机构 代理人
主权项
地址