Bit error rate testing for high-speed devices

摘要

A method and system for performing a bit error rate test on a device with substantial duty cycle output distortion are described herein.