发明名称 |
METHOD FOR WAFER LEVEL RELIABILITY |
摘要 |
A method for ensuring wafer level reliability is provided. The method involves: forming a gate oxide layer having a thickness of less than 50 Å on a semiconductor substrate; forming a PMOS element having a channel length of less than 0.13 μm on the semiconductor substrate; and assessing hot carrier injection (HCl) for the PMOS element. |
申请公布号 |
US2016336242(A1) |
申请公布日期 |
2016.11.17 |
申请号 |
US201615222501 |
申请日期 |
2016.07.28 |
申请人 |
Magnachip Semiconductor, Ltd. |
发明人 |
LEE KyeNam;JANG HyunHo |
分类号 |
H01L21/66;G01R31/26;H01L21/762 |
主分类号 |
H01L21/66 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method for ensuring wafer level reliability, comprising:
forming a trench on a semiconductor substrate; forming a sidewall oxide layer and a liner nitride layer on the trench; filling an insulating material on the liner nitride layer; forming a PMOS element on the semiconductor substrate; and assessing hot electron induced punch through (HEIP) for the PMOS element. |
地址 |
Cheongju-si KR |