发明名称 |
Memory apparatus and memory control method |
摘要 |
An empty block table is constructed by 64 wordsx8 bits and has 512 memory positions 000H(A0) to IFFH(A511) one-to-one corresponding to 512 blocks BL0 to BL511 within a flash memory FMi. Empty data [a] of 1 bit is stored to each memory position (Aj). This empty data has value "1" when a block BLj corresponding to this memory position (Aj) is in an empty state at present. The empty data also has value "0" when no block BLj corresponding to this memory position (Aj) is in the empty state at present (when data are included in this block).
|
申请公布号 |
US5987573(A) |
申请公布日期 |
1999.11.16 |
申请号 |
US19970796751 |
申请日期 |
1997.02.06 |
申请人 |
TOKYO ELECTRON LIMITED |
发明人 |
HIRAKA, SEIJI |
分类号 |
G11C17/00;G06F3/06;G06F3/08;G06F12/00;G06F12/02;G11C16/02;(IPC1-7):G06F12/00 |
主分类号 |
G11C17/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|