发明名称 |
Self-timed low power ratio-logic system having an input sensing circuit |
摘要 |
A ratio-logic system having an input sensing device and a resetable delay device is disclosed. The input sensing device receives an input having a first logic state and a second input having a second logic state. The input sensing device then asynchronously outputs a first state-change signal if the first logic state differs from the logic state of a previous input, and a second state-change signal if the second logic state differs from the first logic state. The resetable delay device receives the first and second state-change signals and asynchronously outputs a power-up signal to a ratio-logic device for a predetermined amount of time after the first state-change signal is received. The resetable delay device then powers-down the ratio-logic device after the predetermined amount of time is over. The predetermined amount of time is reset if the input sensing device receives the second state-change signal before the predetermined amount of time is over.
|
申请公布号 |
US5867038(A) |
申请公布日期 |
1999.02.02 |
申请号 |
US19960777689 |
申请日期 |
1996.12.20 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
KARTSCHOKE, PAUL DAVID;ROHRER, NORMAN JAY;SULZBACH, TIMOTHY |
分类号 |
H03K5/13;H03K5/1534;H03K19/0948;(IPC1-7):H03K19/094;G05F3/02 |
主分类号 |
H03K5/13 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|