发明名称 |
Guided exploration of circuit design states |
摘要 |
A model checking tool, which is used to test a circuit design, attempts to reach a target state from an initial state in the state-space of the circuit design using one or more intermediate states. Through an iterative process, the tool identifies intermediate states in the state-space of the circuit design that are used to generate starting states for subsequent iterations of the process. The intermediate states help to restrict the scope of the state-space search to reduce the time and memory requirements needed to reach the target state. The model checking tool also explores the state-space in parallel from a subset of computed restart states, which reduces the possibility of bypassing any essential intermediate or target states. |
申请公布号 |
US9372949(B1) |
申请公布日期 |
2016.06.21 |
申请号 |
US201113280955 |
申请日期 |
2011.10.25 |
申请人 |
Cadence Design Systems, Inc. |
发明人 |
Hanna Ziyad;Deaton Craig Franklin;Kranen Kathryn Drews;Hjort Björn Håkan;Lundgren Lars |
分类号 |
G06F17/50;G06F9/455;G06F11/07 |
主分类号 |
G06F17/50 |
代理机构 |
Vista IP Law Group, LLP |
代理人 |
Vista IP Law Group, LLP |
主权项 |
1. A method for testing a circuit design, the method comprising:
receiving a circuit design encoded in a hardware description language; receiving a target state definition and a plurality of intermediate state definitions, wherein the plurality of intermediate state definitions include user-specified intermediate state definitions; exploring, by a model checking tool, a state-space of the circuit design with bounded model checking by traversing the state-space of the circuit design to identify one or more intermediate states that satisfy one or more of the plurality of intermediate state definitions; exploring, by the model checking tool, the state-space of the circuit design with bounded model checking to identify a target state that satisfies the target state definition, the state-space explored in parallel from a plurality of starting states in the state-space of the circuit design, wherein at least one starting state is determined from the one or more intermediate states; and outputting a result of exploring the state-space of the circuit design to identify the target state, wherein the result includes an indication of whether or not the target state is reachable. |
地址 |
San Jose CA US |